Selection of Voltage Thresholds for Delay Measurement by Chandramouli, V. & Sakallah, Karem A.
Analog Integrated Circuits and Signal Processing, 14, 9–28 (1997)
c© 1997 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
Selection of Voltage Thresholds for Delay Measurement
V. CHANDRAMOULI AND KAREM A. SAKALLAH
EECS Department, The University of Michigan, Ann Arbor, MI 48109-2122
Received June 24, 1996; Accepted January 22, 1997
Abstract. Since all physical devices have a finite non-zero response time, the notion of delay between the input and
output logic signals arises naturally once digital abstraction is done. This delay should be positive and non-zero,
since a physical device takes a finite amount of time to respond to the input. Defining a strictly positive delay is not
a problem in the abstract domain of logic signals, since input and output “events” are precisely defined. However,
when the signal non-idealities are accounted for, the notion of events is blurred and it is not obvious how to define
delay such that it reflects the causal relationship between the input and the output. By necessity, we define the start
and end points of these events by determining the time instants when the signals cross some appropriate voltage
thresholds. The selection of these voltage thresholds for logic gates as well as simple interconnect wires, is the
subject of this paper. We begin by a discussion of what we mean by signal delay and how it arises in a logic
gate. With this background, starting from ideal inputs to ideal inverters and concluding with physical inputs to
physical inverters, we examine the problem of threshold selection for inverters through a logical sequence of model
refinement, using a combination of analytical and experimental techniques. Based on the insight gained through
this analysis, we examine the problem for multi-input (both static and dynamic) gates as well as point-to-point
interconnect wires. We show that thresholds derived from the gate’s DC voltage transfer characteristic removes the
anomalies, such as negative delay and large sensitivity to input waveshape effects, that can arise with the widely
used 50% and 10%–90% thresholds. Despite its fundamental nature, however, we note that the problem of threshold
selection has received scant attention in the literature. To the best of our knowledge, this is the first detailed study
of this problem.
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1. Introduction
Logic gates and the interconnect wires used for imple-
menting a digital circuit are inherently analog devices
that operate on continuous voltage and current wave-
forms (see Figure 1-1(a)). In order to specify and de-
sign digital systems, these continuous waveforms are
abstracted as step (0-1 or logic) waveforms (Figure 1-
1(b)). At the functional level, such an abstraction facili-
tates the use of the mathematical machinery of Boolean
algebra to formally specify and design the digital sys-
tem. In addition, such an abstraction establishes a tem-
poral relationship between the inputs and output of a
gate that is captured by the intuitive notion of signal
delay. For example, the output of the inverter in Fig-
ure 1-1(b) changes at timet1 + 1 in response to an
input change att1 and the inverter is said to have a de-
lay of 1. It is important to note that such a delay is
an expression of causality between two relatedevents
and must, thus, be strictly positive. When dealing with
step inputs and outputs, there is no ambiguity in deter-
mining when the triggering event at the input and the
resultant event at the output occur. Delay in such an
ideal world is, accordingly, a well-defined concept.
When dealing with continuous signals it is not imme-
diately obvious when “events” occur or how to define a
meaningful delay between such signals. Appealing to
the digital nature of the signals under consideration, it
is reasonable to preserve the notion of events. Unlike
the ideal events of step signals, however, these “real”
events are non-instantaneous occurrences that span a
finite time interval. This distinction between ideal and
real events has several major implications:
• Whereas ideal events are unambiguously iden-
tified with the time instant corresponding to an
abrupt change in signal value, identifying real
events requires the selection of appropriate volt-
age thresholds that delimit the “significant” por-
tion of a signal. We will refer to these thresholds
as thelow and high thresholds Vl and Vh and
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Fig. 1-1. The notion of events and signal delay.
to the voltage interval [Vl ,Vh] as thetransition
region.
• The finite duration of an event indicates how long
it takes a signal to traverse the transition region,
and will be referred to as the signaltransition or
switching time τ (see Figure 1-1(c)). When it is
necessary to distinguish the transition direction,
this duration may be labeled as therise or fall
time.
• Whereas the choice of reference times for measur-
ing delay between two related non-instantaneous
events may not be obvious, any choice of refer-
ence times will yield a delay that is a function of
the input transition timeτi . Delay functions will,
thus, have the general form1 = f (τi , circuit and
process parameters).
Our goal in this paper is to examine how signal delay
is affected by the choice of thresholds used to define
it. We study this problem for single- and multi-input
gates as well as for simple interconnect structures. This
undertaking has both theoretical and practical impor-
tance since an improper choice of thresholds can lead
to anomalies such as negative delay. For instance, the
popular 50% threshold, first suggested in [7], has been
shown by several researchers [1, 5, 6, 18, 20, 21] to
result in negative delay. Other thresholds, such as the
10%–90%, first proposed in [14], have no theoretical
justification and artificially exaggerate the effect of in-
put waveshape on delay. Anomalies related to multi-
input gates result not only from poor threshold choices
but also from incorrect identification of the “dominant”
input; referencing delay measurement to either the first
or last changing input can be shown to violate causality.
This paper is organized in five sections as follows.
In Section 2, we analyze the problem of threshold se-
lection for inverters, starting from an ideal model of
the input and the gate, gradually refining it, and end-
ing with a simulation using physical inputs and gates.
Specifically, we seek to establish guidelines for select-
ing thresholds that preserve the notion of causality and
yield strictly positive delays under all operating condi-
tions. Further, we also address the problem of signal
transition time measurement and show how the 10%–
90% threshold exaggerates the input waveshape effect
on delay. In Section 3, we consider multi-input gates—
both static and dynamic. The insight gained through in-
verter analysis is used to address the problem of thresh-
old selection for multi-input gates. In Section 4, we
examine delay measurement for point-to-point inter-
connects. Finally, in Section 5, we conclude the paper
with a summary of the principal results.
2. Threshold Selection for Inverters
Before we delve deeper into the issue of threshold se-
lection, it is insightful to discuss the basis for digi-
tal abstraction, since delay is a natural consequence
of digital abstraction. It is the existence of circuits
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Fig. 2-1. VTC and equivalent circuit of inverter.
that amplify which makes a digital abstraction possible.
While some logic functions, for area/speed advantages,
can be implemented using pass gates or some other
“clever” circuits that do not amplify, however, level-
restoring (i.e. amplifying) circuits have to be suitably
interspersed in the logic for reliable operation of the
complete system. The DC input-output voltage plot,
called the voltage transfer curve (or simply the VTC),
of these amplifiers, such as the inverter, has the gen-
eral shape of a deformed letter S (or its mirror image)
as shown in Figure 2-1(a). The voltage gain of such
circuits is a function of the input voltage and is plotted
in Figure 2-1(b). The severe non-linearity exhibited by
the inverter partitions the input voltage range into two
wide regions where the magnitude of the gain of the
amplifier is close to zero, separated by a narrow high
gain region. In an ideal digital gate, the width of this
narrow region collapses to a single voltage where the
gain is infinite, and the gain is zero elsewhere. The
existence of these two wide regions where the gain is
zero enables us to assign logic levels to these regions
and thus makes a digital abstraction possible. Refer-
ring to Figure 2-1(a) and (b), we denote the unity DC
gain voltage, whenvi = vo, by Vm, the magnitude
of the maximum gain byA, and the voltage at which
the gain is maximum byVs. We base the selection of
thresholds on the VTC of the circuit since it makes the
development sufficiently general and the conclusions
valid for any technology.
In order to study the dynamic behavior of the in-
verter, we introduce the equivalent circuit shown in
Figure 2-1(c). The VTC is represented by a voltage-
controlled-voltage-source (VCVS),G, parametrized
by A and Vs; the resistanceR models the output
impedance of the inverter and C models the load capac-
itance as well as the non-linear transistor capacitances
of the inverter. The governing differential equation for




+ vo = G(vi (t),Vs, A) (2.1)
A typical input stimulus and the output response of
the inverter is shown in Figure 2-1(d). We denote the
time instant when the input crosses the input thresh-
old, Vit by ti t and the time instant when the output
crosses the output threshold,Vot, by tot. We note that
Vit andVot are merely placeholders for actual voltage
values which could lie anywhere in the inverter’s volt-
age swing. Referring to the figure, the delay of the
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inverter is given by the following template:
1 = v−1o (Vot)− v−1i (Vit ) (2.2)
In the following subsections, we examine this be-
havior of delay for different choices ofVit andVot, by
solving (2.1) for different input and VTC shapes. As
shown in Figure 2-1(e), at one end of this spectrum is
the ideal input interacting with an ideal gate whereas
at the other end is the actual signal interacting with the
actual VTC. However, as mentioned earlier, when the
input is modeled as a step, there is no ambiguity about
the occurrence of the input event and a positive delay
can be unequivocally defined. Therefore, as a first step
towards approaching realistic waveforms, we model
the input by a saturated ramp. In subsection (2.1), we
consider a ramp input to an ideal inverter, followed
by an analysis of a ramp input to an inverter with a
piecewise-linear VTC (the first step towards modeling
a physical inverter) in subsection (2.2). In subsection
(2.3), the piecewise-linear model of the inverter VTC
is refined to a continuous non-linear VTC to mimic the
physical VTC and the conclusions reached in subsec-
tion (2.2) are confirmed through numerical simulation.
Finally, in subsection (2.4), we reconfirm our results us-
ing a circuit simulator, for physical signals and VTCs.
In the mathematical analysis of subsections (2.1)–(2.3),
we assume that all voltages are normalized to lie within
[0, 1] and that all times are normalized with respect to
the circuit time constantRC. Further, we consider only
a rising signal at the inverter input since the reasoning
for a falling input is similar.
2.1. A Ramp Input to an Ideal Inverter
As a first step towards modeling an actual signal, we




, 0≤ t ≤ τi
1, t > τi
(2.3)
This signal1 is applied to the input of an ideal inverter
(see Figure 2-2(a)) whose VTC is shown in Figure 2-
2(b). Note that for ideal gates we haveVs = Vm, and
the gain, whenvi = Vm, is infinite as shown in Figure 2-
2(c). It is easy to see that by composing the ramp input
with the ideal VTC, the VCVS in the equivalent circuit,
G(vi (t),Vm), is a step as shown in Figure 2-2(d). Thus,
even though the input signal is not ideal, the ideal VTC
serves to transform it into an ideal signal. The output
response, on solving equation (2.1) with the given input
and VTC waveshapes [16], is shown in Figure 2-2(e).
The equation for delay (see (2.2)) in this case is given
by:
1 = τi (Vm − Vit )− ln(Vot) (2.4)
Referring to Figure 2-2(e), intuitively, an ideal gate
implies a choice ofVit = Vm, since it is only when the
input voltage reachesVm that it causes an output change
to occur. With this choice ofVit , from (2.4) it is clear
that delay is positive for any choice ofVot such that it
lies within [0, 1]; only the magnitude of delay would
vary depending on the choice ofVot. It is also evident
that the delay is independent ofτi . ForVit < Vm, delay
is still positive and monotonically increasing withτi ;
however, we reject this choice since it overestimates de-
lay by incorrectly accounting for causality (since there
is no change in the output whenVit < Vm) and also
produces an artificial increase in delay with input slope.
Similarly, we reject a choice ofVit > Vm since it under-
estimates delay and could result in negative delay for
slow inputs. The behavior of delay for these different
choices of thresholds is shown in Figure 2-2(f).
Thus, in summary, the choice of delay thresholds for
ideal gates, even when excited by non-ideal inputs, is
unambiguous withVit = Vm andVot ∈ [0, 1]. With
this choice of delay thresholds, delay is also indepen-
dent of the input transition time. However, this does not
lead to a consistent choice of delay thresholds. To see
why, consider another ideal inverter connected to the
output of the inverter under consideration, as shown in
Figure 2-2(g). This inverter has a falling transition at its
input and going through a similar analysis, we find that
we needVit = Vm. Therefore, in order to define delay
meaningfully for the combination, we need to choose
Vot = Vm. Thus, for ideal gates we are left with only
one reasonable choice of thresholds:Vit = Vm and
Vot = Vm.
2.2. A Ramp Input to an Inverter with Piecewise-
Linear VTC
Next we consider a ramp input to an inverter with a
piecewise-linear VTC as shown in Figure 2-3(a). The
VTC is given by the following set of equations and is
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Fig. 2-2. A ramp input to an ideal inverter.
shown in Figure 2-3(b):
G(vi , A,Vs) =
1, vi < Vil(
(Vih−vi )
Vih−Vil = A(Vih−vi )
)
,Vil ≤vi ≤Vih
0, vi > Vih
(2.5)
Thus, the VTC has a finite but constant gainA > 1
betweenVil and Vih and 0 gain elsewhere, as shown
in Figure 2-3(c). It is interesting to note thatVs is not
uniquely defined and can be any value betweenVil and
Vih . Unlike the ideal VTC, on composing the ramp
input with the piecewise-linear VTC, we are still left
with a ramp signal for the VCVS (see Figure 2-3(d)) in
the equivalent circuit. Therefore, it is not immediately
obvious what choice of delay thresholds would result
in a causal definition of delay. The resulting output
waveform obtained by solving (2.1) with the given in-
put and VTC parameters is shown in Figure 2-3(e) and
consists of two distinct parts.
As a first step towards the selection of thresholds
for non-ideal gates, we continue with choices made
for ideal gates (Vit = Vm andVot = Vm) and investi-
gate the behavior of delay. However, since the output
response is composed of two different waveshapes, it
is not possible to write an explicit equation for delay.
Instead, we break the analysis into two parts: the be-
havior of delay asτi → 0 (fast inputs) and asτi →∞
(slow inputs).
Fast inputs: For small values ofτi , VB is close to 1
and can be approximated as:
VB = 1− τi
2A
(2.6)
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Fig. 2-3. Ramp input to an inverter with piecewise-linear VTC.







and the delay is given by:





− τi Vit (2.8)
It is obvious from this equation that the delay is pos-
itive for a step input and is given by− ln Vot (which
confirms our observation with ideal gates and ideal in-
puts; see Figure 2-2(f)). In order to see its behavior
with increasingτi , we differentiate (2.8) to get:
d1
dτi
= Vih − Vit − 1/(2A)
1− τi /(2A) (2.9)
It follows therefore ford1dτi
∣∣∣
τi=0
> 0 we must satisfy:
Vit < Vm + (2Vm − 1)
2A
(2.10)
whereVih has been expressed in terms ofVm (see the
relation in Figure 2-3(b)). SubstitutingVit = Vm in
the above inequality we find that delay increases with
increasing input transition time ifVm > 0.5 and de-
creases otherwise. It is also clear that the choice of
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output threshold does not affect the monotonicity of
delay; it only affects the value of delay for step inputs.
Slow inputs: For large values ofτi , VB is close to 0
and assumingVB ≤ Vm, the output voltage is given by:
vo(t) = A
τi
(τi Vih − t + 1− e−(t−τi Vil )) (2.11)
At the instanttot, the output voltageVot is given by:












Solving for delay, we have:
1 = τi
[





where againVih has been expressed in terms ofVm.
For a choice ofVit = Vot = Vm, we find that the delay
asymptotes to zero asτi tends to infinity.
We can summarize the discussion for this choice of
thresholds in Figure 2-3(f), where the behavior for both
fast and slow inputs is shown. It is not surprising that
this choice of delay thresholds leads to an anomalous
behavior of delay. Referring to Figure 2-3(e), observe
that the output has already started to change by the time
the input reachesVm. Relating this to our discussion in
the Introduction, we are incorrectly assuming the start
of input event at the instant the input crossesVm and
thus underestimate delay which results in a zero value
of delay for slow inputs.
From (2.13), it is obvious that delay will be positive
and increasing withτi for slow inputs whenVit < Vm
andVot = Vm. While we could choose anyVit such
that it is less thanVm, we find that a choice ofVit = Vil
supports the notion of causality. Again referring to
Figure 2-3(e), we find that it is only when the input
crossesVil that the output starts to change. By sub-
stituting this choice in (2.10), we find that the delay
is indeed positive and an increasing function ofτi or
fast inputs as well. Thus, a choice ofVit = Vil and
Vot = Vm appears to be satisfactory, as long as we are
considering a single inverter. However, for a combina-
tion of two inverters, as shown in Figure 2-3(g), for a
choice ofVit = Vil the only consistent way to define
delay is to chooseVot = Vih . A quick glance at (2.10)
and (2.13), shows that delay is always positive and a
monotonically increasing function ofτi as shown in
Figure 2-3(h).
Thus, while a single threshold such thatVit = Vot =
Vm suffices for ideal gates, we need two thresholds,
Vit = Vil andVot = Vih when we consider non-ideal
gates. However, a single threshold choice ofVit =
Vot = Vm has been made by some authors ([5, 13, 18,
20]), even for non-ideal gates, which as we saw leads
to a non-monotonic behavior of delay with respect to
input transition time. This analysis also implies that the
temporallyrelevant part of the input waveform is when
Vil ≤ vi ≤ Vih , which is shown in bold in Figure 2-
3(e). It is therefore reasonable to useVl = Vil and
Vh = Vih for measuring the signal transition time.
2.3. A Ramp Input to an Inverter with a Continuous
Non-linear VTC
We next consider the ramp input applied to an in-
verter with a non-linear continuous VTC as shown in
Figure 2-4(a). While the preceding analysis with a
piecewise-linear VTC provided valuable insight into
the choice of delay thresholds, the VTC of a real gate
has a smooth shape. In order to mimic the wide variety
of VTC shapes in real circuits, we find it convenient to
modify equation (2.5) as follows:
G(vi ,Vs, A) = 1
2
{1+ tanh[2A(Vs − vi )]} (2.14)
This function is graphed for different values ofA in
Figure 2-4(b). The variation of gain withvi is plotted
in Figure 2-4(c). The gain is no longer constant and
varies with the input voltage. The magnitude of gain
is equal to 1 whenvi = Vil , reaches a maximum ofA
whenvi = Vs, and decreases again reaching a value
of 1 whenvi = Vih . Therefore,Vil and Vih are re-
ferred to as the unity differential gain voltages [9]. It
is interesting to note the behavior ofVm with Vs in Fig-
ure 2-4(d). We note thatVm = Vs only for symmetric
VTCs whenVs = 0.5; for othersVm is slightly less
or greater thanVs. We also observe that though the
discontinuities in the curves have disappeared, the es-
sential features of the continuous VTC are the same as
the piecewise-linear one. Therefore, we expect the con-
clusions reached in the preceding subsection to remain
valid. In the remainder of this subsection, we restrict
ourselves to symmetric VTCs since it avoids the use
of Vs in the discussion, keeping it along the same lines
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Fig. 2-4. Ramp input to an inverter with continuous non-linear VTC.
as before. Note that all the conclusions reached with
this assumption remain valid for asymmetric VTCs as
well.
Since, we cannot solve (2.1) analytically for the out-
put voltage, we use numerical simulation usingMath-
ematica[22] to confirm the results of the previous sub-
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section. We first show that a choice ofVit = Vot = Vm
leads to zero delay asτi →∞. Since numerical meth-
ods have difficulties in determining the asymptotic be-
havior, we resort to an indirect technique by introduc-
ing the notion of a transient VTC2 in Figure 2-4(e).
A transient VTC is obtained by numerically solving
for vo(t) using (2.1) for a givenτi and plotting it ver-
susvi (t) for different instants of time,t . It is clear
from the figure that a transient VTC approaches the
DC VTC asτi →∞. Therefore, this implies that the
output voltage crossesVm at the same instant as the
input does, resulting in zero delay. This is confirmed
again in Figure 2-4(f) where we plot the output voltage
at the instant the input crossesVm, versusτi , for two
different gains. Note that the output voltage at this in-
stant approachesVm for largeτi . However, also note
that when the gain of the inverter is large, the delay
approaches zero slower and in the limitA→ ∞, the
delay would be a constant positive value, independent
of τi , confirming our analysis in subsection 2.1 for ideal
gates.
However, when we chooseVit = Vil and Vot =
Vih , we expect the delay to remain positive. This is
because as the transient VTC approaches the DC VTC
for slow inputs, the output voltage at the instant the
input crossesVil will approachG(Vil ). It is easy to
see from the equations forVil and Vih in Figure 2-
4(c) thatVih < G(Vil ). In Figure 2-4(g), we show that
this choice of delay thresholds never results in negative
delay and that the delay is a monotonically increasing
function ofτi . Again, note the relative insensitivity of
delay toτi when the gain of the inverter is large.
Thus, by a series of steps, starting from an ideal input
to an ideal gate and concluding with a ramp input to an
inverter whose VTC resembles the actual VTCs of real
circuits, we have rigorously analyzed the problem of a
proper choice of delay thresholds. From this analysis,
it is clear that a choice ofVit = Vil andVot = Vih en-
sures that the delay is always defined such that causal-
ity is maintained. This analysis corroborates the same
choices made by other researchers [15] without a for-
mal justification. We now confirm the results of this
analysis with a physical waveform applied to a physical
inverter, in the next subsection.
2.4. Physical Input to a Physical Inverter
While the analysis so far was based on abstract mathe-
matical models for the inverter and the input, we need
to perform experiments using physical inverters and
realistic waveforms (see Figure 2-5(a)) in order to con-
clusively establish the results of the preceding sub-
sections. Consider the experimental setup shown in
Figure 2-5(b). In order to excite the circuit-under-test
(CUT) by thecharacteristic waveform[3], we drive the
CUT by two inverter stages, input to which is a rising
ramp. The important thresholds of the CUT in Figure 2-
5(b) are shown in the table in Figure 2-5(c), obtained
through a DC simulation of the inverter. All simula-
tions described in this subsection (and elsewhere in the
paper) were performed using HSPICE [17] with the
HP 0.6µm CMOS technology [12] available through
MOSIS. Unless stated otherwise,τi of the input to the
CUT is measured usingVl = Vil andVh = Vih and is
changed by varying the capacitance at the input to the
CUT.
We begin by showing the inappropriateness of us-
ing Vit = Vot = Vm as the delay threshold for non-
ideal gates and compare it with a choice ofVit = Vil
andVot = Vih . Next, we compare the transition time
measurement using the 10%–90% thresholds versus
theVil − Vih thresholds.
2.4.1. Delay measurement with Vit = Vot = Vm versus
Vit = Vil and Vot = Vih. First consider the behavior
of delay withVit = Vot = Vm. We show the inappro-
priateness of this choice on two counts: 1) delay go-
ing to zero as the input becomes slow, and 2) extreme
sensitivity of delay to small variations in the value of
Vm. However, since we cannot show the asymptotic
behavior of delay asτi →∞ using circuit simulation,
as before we resort to an indirect technique using the
transient VTC. The transient VTC for the inverter is
shown in Figure 2-5(d). It is obtained by plotting the
output voltage versus the input voltage, at various in-
stants of the simulation time. Since the transient VTC
asymptotes to the DC VTC for slow inputs, we expect
the output to crossVm at the same instant as the input,
resulting in zero delay. This is corroborated further in
Figure 2-5(e) where we show the output voltage at the
instant the input crossesVm. As shown in the figure,
the output voltage at this instant asymptotes toVm as
the input becomes slower.
Next we show the sensitivity of delay to variations
in the value ofVm in Figure 2-5(f). If the value ofVm
is incorrectly determined as 1.55V, delay is positive
and increasing withτi ; however, ifVm is incorrectly
determined as 1.57V, the delay starts to decrease after a
certain point and will eventually become negative. This
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Fig. 2-5. A physical input to a physical inverter.
result is not surprising if we refer to equation (2.13). It
is clear that forVit > Vm, Vot > Vm, the delay becomes
negative and forVit < Vm, Vot < Vm the delay remains
positive.
We also show the behavior of delay when measured
using the popular 50% threshold (which in this case is
1.65V) in Figure 2-5(f). Since for this inverter, the 50%
threshold is greater thanVm, this is indeed expected (see
(2.13)). In a symmetric inverter, the 50% threshold
would equalVm and its behavior would be similar to
the one shown in Figure 2-5(d) and (e). However, when
the inverter is designed such thatVm is greater than the
50% threshold, this choice works fine since as predicted
by (2.13), the delay remains positive.
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The behavior of delay withVit = Vil andVot = Vih
is shown in Figure 2-5(g). As predicted by the analysis
in the preceding subsections, the delay is always pos-
itive and is a monotonically increasing function ofτi .
Unlike the case ofVm, small variations in measuring
the value ofVil andVih will not alter the behavior of
delay. Even if theVil and Vih values are off a little
bit, Vit will still be sufficiently smaller thanVm, and
since the gain in any practical inverter is large, from
equation (2.13) we can see that the delay will still be
positive and increasing. Thus, the experimental results
confirm our conclusion thatVit = Vil andVot = Vih
are the appropriate choices for measuring delay. Next
we examine the behavior of signal transition time for
two different choices of thresholds for measuring it.
2.4.2. Transition time measurement using the 10%–
90% thresholds versus the Vil − Vih thresholds. If
the thresholds for measuring transition time capture
the temporally relevant portion of the input, then for a
given input transition time, delay of the gate should de-
pend only minimally on the specific input waveshape.
We now describe an experiment we performed which
shows that this is indeed the case if transition time
measurement is done usingVl = Vil and Vh = Vih
rather than the usual 10%–90% thresholds. The ex-
perimental setup used in our experiment is shown in
Figure 2-6(a). We first measured the delay through the
CUT with the characteristic waveform as the input. We
then approximated the characteristic waveform at the
input to the CUT by two different waveshapes in turn:
the ramp and the exponential, and compared the new
delay to the delay due to the characteristic waveform
that was obtained earlier (see Figure 2-6(b)). The delay
in each case was measured using theVil − Vih thresh-
olds of the inverter. The approximation was done such
that the ramp and the exponential had the same transi-
tion times as the characteristic waveform they replaced,
for two different choices of transition time thresholds:
Vil − Vih , and 10%–90%. This experiment was then
repeated a large number of times by randomly varying
the parameters of the experimental setup (the range of
parameters is shown in Figure 2-6(a)). The percentage
error in the delay due to the waveform approximation
relative to the delay due to the characteristic waveform
is shown in Figure 2-6(c) for the exponential and in
Figure 2-6(d) for the ramp waveshapes. The relative
errors are plotted as a function of the input transition
time normalized to the characteristic waveform delay.
It is clear from the scatter plots that delay is less sen-
sitive to the input waveshape when the input transition
time is measured using theVil − Vih thresholds rather
than the 10%–90% threshold. It is also interesting to
note that in most cases, when the input transition time is
measured using theVil − Vih thresholds, the exponen-
tial waveshape over estimates the true delay whereas a
ramp input underestimates it.
This completes our study of the problem of select-
ing voltage thresholds for measuring delay and tran-
sition time for a single input gate. Summarizing, we
find that delay measured using the unity differential
gain voltages of the gate is always positive and is a
monotonically increasing function of the input tran-
sition time. Further, input transition time measured
using the same thresholds results in delay that is less
sensitive to the input waveshape than the conventional
10%–90% thresholds. We now use the insights gained
from this analysis to examine the problem of threshold
selection for multi-input gates in the next section.
3. Threshold Selection for Multi-Input Gates
3.1. Static Gates
Simple Gates: The situation is more complicated in
a multi-input gate when many inputs switch in close
temporal proximity with different transition times (see
Figure 3-1(a)). Here the problem is two-fold: not only
do we have to identify the voltage thresholds for mea-
suring delay but we also need to identify the correct
reference input for delay measurement. In this paper
we address only the problem of choosing the correct
voltage thresholds; the latter problem is tackled in [4].
As with inverters, delay measured using these thresh-
olds must satisfy causality and must therefore yield a
positive value of delay forall possible combinations
of input transition times and the temporal separations
between the inputs. Since the VTC played a critical
part in the analysis of the inverter, we once again start
with the VTC of the multi-input gate. We illustrate
our approach with the three-input NAND gate shown
in Figure 3-1(b).
Rather than a single VTC as in the case of an inverter,
ann-input gate can have 2n − 1 VTCs corresponding
to all possible combinations of stable and switching
inputs. Figure 3-1(c) shows the VTCs of the NAND
gate, obtained by circuit simulation. TheVil , Vih and
Vm of each VTC are listed in Figure 3-1(d). The VTC
for the case when a is switched alone and the VTC
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Fig. 2-6. Input waveshape effect on delay for different transition time thresholds.
for the case when all of them switch together, are the
two extreme cases of this family of curves. Consider
the following scenario which illustrates the problem of
threshold selection for multi-input gates. Suppose that
the three inputs to the gate rise together with the same
transition time. Based on our discussion for invert-
ers, it is natural to measure delay using theVil − Vih
thresholds obtained from the right most VTC (i.e.a,
b, andc tied together) in Figure 3-1(c). Now, consider
a different situation; suppose inputsb and c switch
together but inputa risesafter b andc have finished
their transitions. Since the last arriving inputa causes
the output to change, we must measure delay using
the Vil − Vih thresholds obtained from the left most
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Fig. 3-1. Threshold selection for a 3-input NAND gate.
VTC (i.e. whena switches alone). Note how we have
to move from the thresholds of one VTC to the other
VTC depending on the temporal separation of the in-
puts. It is not clear at what temporal separation of
inputa from inputsb andc to make the transition from
the right most VTC to the left most VTC in Figure 3-
1(c). Instead, if we had continued to use theVil − Vih
thresholds from the right-most VTC, then we can get
negative delays when there is a large temporal separa-
tion between inputa and inputsb andc (and inputa is
slow rising). This is so becauseVil obtained from the
VTC corresponding to the three inputs tied together,
is greater than theVm obtained from the VTC corre-
sponding to a switching alone, and as we saw in the
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inverter analysis (see (2.13)), this condition can yield
negative delays.
To ensure that negative delays never arise and to
avoid moving from one VTC to another depending on
the separation of inputs, we base our delay measure-
ment on the minimumVil and the maximumVih from
all the VTCs. This will guarantee thatVil < Vm < Vih
for Vm corresponding to any VTC and will therefore en-
sure positive delay, for any combination of input tran-
sition times and their temporal separations. In general,
the lowestVil would be from the VTC obtained by ty-
ing the inputs connected to the gates of then-transistors
closest to the ground rail. This is because the source of
the transistors is at zero potential whereas the sources
of other transistors higher in the series stack will have
non-zero source voltage. Consequently a higher gate
voltage3 is required to turn on the transistors higher in
the stack resulting in a higher value ofVil . Similarly,
the highest value ofVih would be from the VTC ob-
tained by tying the inputs connected to the gates of the
p-transistors closest to the power rail. Therefore, in
case of a NAND gate, theVil chosen would be from
the input closest to the ground andVih would be from
the VTC corresponding to all inputs being tied together.
In case of NOR gates, the situation is complementary,
with Vil being chosen from the VTC corresponding to
all inputs tied together andVih being chosen from the
input closest to the power rail. TheVil − Vih thresh-
olds used for delay and transition time measurement
for the example NAND gate are shown shaded in Fig-
ure 3-1(d).
Complex Gates: Similar arguments hold in the case
of complex gates (see Figure 3-2). While in case of
simple gates it was easy to determine what combination
of stable and switching inputs during the DC analysis
would yield the minimum and maximum thresholds,
in case of complex gates, this choice is topology de-
pendent. The guiding principle is still the same: find
the input combination that causes the output to fall at
the earliest (for minimumVil ) and the combination that
causes the output to rise at the earliest (for maximum
Vih). For example, in the gate shown in Figure 3-2,
the minimumVil is determined by switchingx1 andx2
together and settingx3 andx4 to 1. Similarly, for the
maximumVih is determined by switchingx1 and x4
together and settingx3 andx4 to 0. This was further
confirmed by a DC simulation of this gate.
Fig. 3-2. Choosing thresholds for complex gates.
Fig. 3-3. Choosing the thresholds for a dynamic gate.
Dynamic Gates: In case of dynamic gates, there is
just one pull-up transistor for the entire pulldown net-
work (see Figure 3-3) and the inputsφp andφn are
typically connected to the clock signal of the system.
Therefore, we examine the topology of only the pull-
down network to determine what inputs need to be
switching and what inputs need to be stable high or
low during the DC analysis to give the minimumVil
and the maximumVih . We thenelectrically connect
φp to the input(s) in the pulldown network that are
switching to get a valid VTC from which the thresh-
olds can be found. For example, for the dynamic gate
in Figure 3-3, we find through a DC simulation, that
the minimumVil is found from the VTC corresponding
to inputsx1, x2 andφp switching together (withx3 and
φn stable high) and the maximumVih is found from the
VTC corresponding tox1, x2, x3, φn andφp switching
together.
This then completes our discussion of threshold se-
lection for multi-input gates. To summarize, we find
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that unlike the inverter, we have not one but a family
of VTCs for a multi-input gate. We therefore select
the minimum and maximum of all possibleVil andVih
values respectively, as the thresholds for delay and tran-
sition time measurement. Based on the insight gained
from the detailed study of inverters, we conclude that
this choice always yields a positive value of delay for all
input transition times and their temporal separations.
We note in passing that in a standard cell library
based environment, there would be a wide variety of
gates. For each gate in the library, we determine theVil
andVih value using the ideas embodied in this paper.
We then select the minimum of all theVil values and
the maximum of all theVih values to be the delay and
transition time thresholds for the entire system.
This concludes our analysis for logic gates. We next
examine the problem of delay measurement for inter-
connect wires, since with the advent of deep submicron
technologies, the temporal modeling of interconnect
wires (or simply interconnects) is becoming a major
concern.
4. Threshold Selection for Interconnects
In this paper, we shall confine the discussion to only
point-to-point interconnect, such as shown in Figure 4-
1(a). Unlike logic gates, interconnects are linear, pas-
sive (non-amplifying) circuits. Therefore, their VTC
is a straight line with slope equal to 1, as shown in
Figure 4-1(b).4 For delay measurement, as in gates,
once again we seek thresholds from the VTC to sig-
nify the beginning and end of events. However, we
note that there are no clear-cut voltages which can de-
marcate events, since the interconnect VTC has a con-
stant gain over the entire range of the input voltage (see
Figure 4-1(c)). Moreover, referring to Figure 4-1(b),
intuitively, it appears that the delay would approach
zero as input transition time tends to infinity, for any
choice of thresholds such thatVit = Vot, and that de-
lay would never be negative (since interconnects are
non-amplifying). However, since interconnects are not
isolated circuits and are driven by buffer drivers hav-
ing a well defined VTC, we use the unity differential
gain thresholds (i.e.Vil − Vih thresholds) of the driver
for measuring delay and transition time thresholds. As
shown in Figure 4-1(d), this leads to a consistent defini-
tion of delay for a combination of gate and interconnect.
In the following two subsections, we first investi-
gate the behavior of delay with this choice of input
thresholds forRC interconnects and then examine the
problem forRLC interconnects.
4.1. RC Interconnect
For on chip wires, the inductive effects can be ignored
and the interconnect can be treated as a distributedRC
network. In the following discussion, for simplicity,
we consider only uniform distributed RC interconnect
and approximate it by a lumped RC ladder circuit (see
Figure 4-2(a)). In the figure,r andc are the per-unit-
length resistance and capacitance,l is the length of
the interconnect andn refers to the number of lumped
segments. Whilen should be sufficiently large for ac-
curacy, for digital applicationsn = 5 suffices in most
cases [10].
We consider a saturated ramp input to then-segment
ladder network. It is well known that the poles of the
transfer function of anRC-ladder are all distinct and lie
on the negative real axis in the complex frequency do-
main [8]. Therefore, the impulse response of the ladder






where pj is the j th pole andkj is the corresponding
residue.5 Since under DC conditions the output voltage
equals the input voltage, we have the following relation




|pj | = 1 (4.2)
The output response of anRC ladder is known to
be monotonic [11] and is obtained by convolving the
impulse response given by (4.1) with the ramp input.
As shown in Figure 4-2(b), the output response has two
parts and the crossover voltage is denoted byVC. Since
it was slow inputs that caused an anomalous behavior
of delay in case of logic gates, we begin by examining
the behavior of delay for a slow rising ramp input to an
RC-ladder.
Slow inputs: We show that the delay approaches zero
for any choice of threshold voltage such thatVit = Vot
asτi →∞. It can be easily seen from the equation for
VC in Figure 4-2(b) that the cross-over voltageVC is
close toVdd in this case. Therefore we assume that the
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Fig. 4-1. Point-to-point interconnect and its VTC.
Fig. 4-2. Lumped approximation ofRC interconnect.
output threshold is less thanVC and the output voltage
















Since this expression cannot be inverted for an explicit
equation for delay, we resort to an indirect technique,
by examining the output voltage at the instant the input
crossesVit . The output voltage at this instant is given
by:



















where use is made of the relation given by (4.2). There-
fore, we conclude that delay approaches zero as the
input gets slower.
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This is further confirmed experimentally using cir-
cuit simulation. Consider the circuit shown in Figure 4-
3(a) where a ramp voltage source (without loss of gen-
erality we use a ramp withVl = 0V andVh = 1V) is
driving an interconnect modeled by five lumped sec-
tions. The values forR andC are taken from [11]. In
Figure 4-3(b) we plotvo at the instantvi crossesVit ,
as a function of the input transition time for three dif-
ferent threshold values (to mimic the different driver
threshold values that could arise in practice). It is clear
that the voltage at this instant approachesVit as the in-
put transition time is increased. Unlike gates, delay is
never negative even for very slow inputs.
Fast inputs: In this case,VC is close to zero and the















It is clear that the delay for a step input is positive
sincevo(0) is zero and it takes a finite amount of time
for the output to reach the threshold. Unfortunately,
it is not possible to infer the behavior (i.e. increasing
or decreasing) of delay as a function ofτi from (4.5).
Instead, we experimentally determine the behavior of
delay in Figure 4-3(c), where we plot delay versus the
input transition time for relatively fast inputs. We find
that delay increases withτi when Vit is less than or
equal to the 50% threshold; however, it is interesting
to note that it decreases whenVit is greater than this
threshold. We note that, in general,Vil (dri ver) is less
than the 50% threshold for most practical driver circuits
and therefore the delay will increase withτi for fast
inputs.
Thus, as suggested in the intuitive remarks in the be-
ginning of Section 4, while delay never becomes neg-
ative, it does asymptote to zero as input transition time
approaches infinity. In the next subsection we account
for the inductive effects in the interconnect, since in-
ductance can affect delay in board-level signal traces.
4.2. RLC interconnect
If the line resistance is small (which is usually the
case for board level interconnect), we cannot approxi-
mate a uniformRLC interconnect by a finite number
of lumped elements for sufficient accuracy. Also, un-
like RC interconnect, the poles of the transfer function
for an RLC interconnect are not confined to the nega-
tive real axis and are complex. As a result the output
could exhibit ringing as shown in Figure 4-4(a), which
physically, is due to impedance mismatches in the in-
terconnect circuit [2]. The logic stage connected to the
output of the interconnect would then interpret the logic
values as shown in Figure 4-4(b). While we define de-
lay and signal transition time, as in the case ofRC
interconnects, using the driver thresholds, we need an
additional parameter, called thes ttling time (denoted
by ξ in the figure) to fully characterize the output from
a temporal standpoint. From the figure we find that the
output of the interconnect can be reliably latched only
after1+ τo + ξ . Using intuitive arguments based on
the VTC and by an analysis similar to that ofRC inter-
connects, we can again show that1→ 0 asτi →∞
for any choice of thresholds such thatVit = Vot.
This completes our discussion of threshold selection
for interconnects. In summary, we find that owing to
the non-amplifying nature of interconnects, there is no
particular voltage with which we can identify the occur-
rence of events. Hence, to consistently define delay for
a combination of gates and interconnects, we use the
Vil −Vih thresholds from the VTC of the driver to mea-
sure the delay of the interconnect. We also showed that
the delay asymptotes to zero as input transition time ap-
proaches infinity, for any choice of thresholds such that
Vit = Vot. In case ofRLC interconnects, we needed
an additional temporal parameter, called the settling
time, to determine when the output became stable. In
the following section, we conclude the paper by sum-
marizing the important contributions of this research
and placing them in the proper perspective.
5. Conclusions
In this paper, we have addressed the problem of thresh-
old selection for measuring propagation delay and sig-
nal transition time in logic gates and interconnects. The
central guiding theme in our study was that delay must
be defined so that it reflects the cause and effect re-
lationship between the input and output of a device.
As we showed in the paper, non-conformity to this re-
sults in physically meaningless values of delay such as
negative or zero delay.
We began our study by considering the threshold
selection for single input gates. Through a logical,
step-by-step development, beginning with a piecewise-
linear input to an ideal inverter and concluding with
circuit simulation using a realistic input to a physi-
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Fig. 4-3. Circuit simulation of a lumped model of RC interconnect.
Fig. 4-4. Output response of anRLC interconnect.
cal inverter, we found that delay when measured us-
ing the unity differential gain thresholds,Vil andVih ,
from the inverter VTC, is always strictly positive. We
also showed that when signal transition time is mea-
sured using these thresholds, the delay is relatively less
sensitive to input waveshape effects, compared to the
transition time measurement using the usual 10%–90%
thresholds. Our analysis and subsequent experimental
validation showed the inappropriateness of using the
popular 50% threshold for delay measurement, since it
can give rise to negative delays. We then examined the
problem of threshold selection for multi-input gates,
both static and dynamic. We found that in case of
multi-input gates, we have not one but a family of dif-
ferent VTCs corresponding to the various combination
of switching and stable inputs. Based on the insight
gained from the inverter study, we found that choos-
ing the minimumVil and the maximumVih (from the
family of VTCs) as the delay and transition time thresh-
olds, ensured a strictly positive delay always. Finally,
we examined the problem of threshold selection for
simple, point-to-point interconnect structures. Owing
to the passive nature of interconnects, we found that
there was no clear-cut voltage from the interconnect
VTC that would signify the start or end of input and
output events. We also showed that while the delay
does not become negative, it asymptotes to zero as in-
put transition time approaches infinity for any choice
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of thresholds such thatVit = Vot. In order to define
delay consistently for a combination of interconnects
and gates, we found it necessary to use theVil − Vih
thresholds of the gate driving the interconnect. In case
of RLC interconnect, we discovered that the output
response could be non-monotonic, and therefore we
needed an additional parameter, the settling time, to
fully characterize the output temporally.
We believe that this research is of fundamental im-
portance to the accurate delay modeling of gates and
interconnects. A careful definition of delay, such as
outlined in this paper, paves a natural way for inte-
grating the temporal and functional behavior of a logic
gate. Such integrated models are necessary for an accu-
rate and reliable timing analysis at the gate and system
level. However, despite the theoretical and practical
importance of correct delay measurement, we have not
come across a comprehensive treatment of this prob-
lem in the literature. To the best of our knowledge, this
is the first thorough study of the problem.
Notes
1. Note that in this caseVl = 0 andVh = 1. However, any other
choice of these thresholds would simply scale the transition time
by a constant and would not affect the results of this and subse-
quent sections.
2. Curves similar to the transient VTC were shown in [13] and were
called drive curves. However, they were derived using a model
different from ours.
3. Another reason that necessitates a higher gate voltage is the body
effect due to the non-zero source to bulk voltage.
4. Interconnects with shunt conductances would have a slope less
than 1; however, in most practical interconnects, the shunt con-
ductances are zero and hence we ignore shunt conductances in
this paper.
5. These poles and residues can be found by moment matching
methods such as AWE [19].
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